

C-MOS FDC (FLOPPY DISK CONTROLLER)
—TOP VIEW—



(VDD = +5V)

PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1	I	8" / 5"	17	I/O	D5	33	I	TRK0	49	—	GND
2	I	XTALSEL	18	I/O	D6	34	I	INDEX	50	O	STEP
3	I	RESET	19	I/O	D7	35	I	RDATA	51	O	HDIR
4	I	E, RD	20	O	DREQ	36	I	XTAL2	52	O	HLOAD
5	I	R/W, WR	21	O	IRQ	37	—	NC	53	O	HSEL
6	I	CS	22	I	DEND	38	—	NC	54	—	GND
7	I	DACK	23	—	GND	39	I	XTAL1	55	O	DS0
8	I	RS0	24	O	1/2EX1	40	—	NC	56	O	DS1
9	I	RS1	25	—	VDD	41	—	GND	57	O	DS2
10	—	GND	26	I	NUM1	42	—	GND	58	O	DS3
11	—	GND	27	I	NUM2	43	—	NC	59	—	GND
12	I/O	D0	28	I	IFS	44	—	VDD	60	O	MON0
13	I/O	D1	29	I	SFORM	45	—	VDD	61	O	MON1
14	I/O	D2	30	I	INP	46	—	VDD	62	O	MON2
15	I/O	D3	31	I	READY	47	O	WGATE	63	O	MON3
16	I/O	D4	32	I	WPRT	48	O	WDATA	64	—	GND

INPUT


$\overline{8"/5}$; DATA TRANSFER RATE SELECT
 CS ; CHIP SELECT
 \overline{DACK} ; DMA ACKNOWLEDGE
 \overline{DEND} ; DMA END
 E, \overline{RD} ; ENABLE, READ
 IFS ; INTERFACE SELECT
 \overline{INDEX} ; INDEX
 INP ; INPUT PORT
 NUM1, 2 ; NOT USER MODE 1, 2
 $\overline{R/W}, \overline{WR}$; READ/WRITE, WRITE
 \overline{RDATA} ; READ DATA
 READY ; READY
 RESET ; RESET
 RS0, 1 ; REGISTER SELECT 0, 1
 SFORM ; SELECT FORMAT DATA
 \overline{TRKO} ; TRACK 00
 \overline{WPRT} ; WRITE PROTECTED
 XTAL1, 2 ; XTAL 1, 2
 XTALSEL ; XTAL SELECT


OUTPUT

$1/2EX1$; 1/2 EXTAL1
 \overline{DREQ} ; DMA REQUEST
 $\overline{DS0-DS3}$; DRIVE SELECT 0-3
 HDIR ; HEAD DIRECTION
 HLOAD ; HEAD LOAD
 HSEL ; HEAD SELECT
 IRQ ; INTERRUPT REQUEST
 $\overline{MON0-MON3}$; MOTOR ON 0-3
 STEP ; STEP
 \overline{WDATA} ; WRITE DATA
 WGATE ; WRITE GATE

INPUT/OUTPUT

D0-D7 ; DATA BUS 0-7





ALU; ARITHMETIC LOGIC UNIT
 VFO; VARIABLE FREQUENCY OSCILLATOR